



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) Publication number:

0 265 044 B1

(12)

EUROPEAN PATENT SPECIFICATION

(45) Date of publication of patent specification: 08.01.92 (51) Int. Cl.⁵: H03F 3/45, G01R 13/22

(21) Application number: 87307134.4

(22) Date of filing: 12.08.87

(54) Level shift circuit for differential signals.

(30) Priority: 19.09.86 US 909653

(43) Date of publication of application:
27.04.88 Bulletin 88/17

(45) Publication of the grant of the patent:
08.01.92 Bulletin 92/02

(84) Designated Contracting States:
DE FR GB NL

(56) References cited:
DE-B- 2 156 149 DE-B- 2 158 881
US-A- 3 132 307 US-A- 3 394 316
US-A- 4 037 170 US-A- 4 301 393

IBM TECHNICAL DISCLOSURE BULLETIN, vol.
16, no. 9, February 1974, pages 2802-2803,
N.G. THOMA: "Operational amplifier with
high common-mode voltage capability"

(73) Proprietor: TEKTRONIX INC.
Howard Vollum Park 14150 S.W. Karl Braun
Drive P.O.Box 500, Mail Stop 50-PAT
Beaverton Oregon 97077(US)

(72) Inventor: Diller, Calvin Dean
Rt. 3 Box 590M
Hillsboro Oregon 97124(US)
Inventor: Gladden, Donald D.
11601 N.W. Beck
Portland Oregon 97231(US)

(74) Representative: Wombwell, Francis et al
Potts, Kerr & Co. 15, Hamilton Square
Birkenhead Merseyside L41 6BR(GB)

EP 0 265 044 B1

Note: Within nine months from the publication of the mention of the grant of the European patent, any person may give notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid (Art. 99(1) European patent convention).

Description

This invention relates to a level shift circuit for differential signals.

Background of the Invention

High speed differential amplifiers of conventional design, such as those which are used in the vertical channel of a cathode ray oscilloscope, are able to provide an output signal that is an accurate replica of the input signal for a wide range of frequencies, e.g., from DC up to more than 1 Ghz. It is conventional for the vertical amplifier of an oscilloscope to use several differential amplifier stages in cascade, in order to provide the desired amount of voltage gain.

A characteristic of conventional differential amplifiers is that the common mode level of the output signal of the amplifier is several volts, e.g. 3 to 4 volts, higher than the common mode level of the input signal. Therefore, when three differential amplifier stages are connected in cascade, there is a common mode level shift of from 9 to 12 volts between the input of the first amplifier stage and the output of the last amplifier stage, unless level shifting circuits are interposed between the successive stages. This offset in the common mode level of the conventional differential amplifier can present a problem, since each stage requires different supply voltages. Furthermore, the different supply voltages may make it impractical to fabricate several stages on the same integrated circuit chip because of breakdown voltage limitations. Conventional level shifting circuits consume large amounts of power, requiring expensive packaging to remove the resulting heat. Also, if the oscilloscope is to operate in the internal trigger mode, in which the trigger for controlling horizontal deflection is generated by comparing the vertical deflection signal with a predetermined trigger level, it is necessary to compensate for the offset in common mode level if the vertical deflection signal is to be applied to the trigger comparator from any location other than upstream of the vertical amplifier.

An example of a prior art level-shift circuit is disclosed in U.S. Patent No. US-A-3132307 (A.F. Augustine et al).

Summary of the Invention

A preferred embodiment of the present invention is a level shift circuit for shifting the common mode level of the output signal provided by a differential amplifier. The circuit has first and second input terminals for receiving the output signal from the differential amplifier, which has a Thevenin source impedance R_s . The circuit also

has first and second output terminals that are connected to a reference voltage level through a load impedance R_o . The circuit comprises a differential transconductance amplifier having two input terminals and two output terminals, the two output terminals being connected respectively to the first and second output terminals of the circuit. The amplifier has the property that it responds to an input voltage E_e between its input terminals by providing a current equal to $E_e g_{ml} / (1 + \tau s)$ (where g_{ml} is the transconductance of the amplifier, τ is the response time constant of the amplifier and s is the Laplace transform operator) at its output terminals. Two equal-valued capacitors are connected respectively between the first input terminal of the circuit and the first output terminal of the circuit and between the second input terminal of the circuit and the second output terminal of the circuit, the capacitance C_c of each capacitor being such the $R_s C_c$ is much greater than τ . The circuit also comprises four equal-valued resistors, the resistance value R of each of which is much greater than R_s and R_o . Two of the resistors are connected in series between the first input terminal of the circuit and the second output terminal of the circuit and have their connection point connected to one of the input terminals of the amplifier. The other two resistors are connected in series between the first output terminal of the circuit and the second input terminal of the circuit and have their connection point connected to the other of the two input terminals of the amplifier. The value of g_{ml} is selected to be equal to $(1/2R_s + 1/R)$.

Brief Description of the Drawing

For a better understanding of the invention, and to show how the same may be carried into effect, reference will now be made, by way of example, to the accompanying drawing in which:

FIG. 1 is a block diagram of a circuit that includes as one stage a level shift circuit embodying the present invention,

FIG. 2 shows waveforms that are useful in explaining operation of the FIG. 1 circuit, and

FIG. 3 is a schematic diagram illustrating an implementation of the FIG. 1 level shift circuit connected between two differential amplifiers.

Detailed Description

The circuit illustrated in FIG. 1 comprises a differential amplifier 2 that is illustrated schematically as two Thevenin voltage sources 4 and 4' that are connected in series with respective source impedances R_s and R_s' between a source common mode voltage level V_{cs} and circuit nodes 6 and 6'. A differential voltage signal is developed between

the node 6 and 6'.

The nodes 6 and 6' are connected to a level shift circuit 8. The level shift circuit transmits differential signals faithfully while providing a high common mode DC resistance across capacitors C_c and C_c' in order to allow a large common mode voltage drop with low common mode current and power dissipation.

A common mode correction amplifier 10 is used to drive the common mode level of the differential signal provided by the level shift circuit to a desired output common mode level V_{co} . The output terminals of the amplifier 10 are connected to a load 12 that is represented schematically as output impedances R_o and R_o' connected between the output terminals of the amplifier 10 and a reference potential level, e.g. V_{co} .

If a rectangular voltage transition is generated by Thevenin sources 4 and 4', the voltage between the nodes 6 and 6' initially rises in step fashion and then rises in accordance with an inverse exponential function as the capacitors C_c and C_c' are charged through the source impedances R_s and R_s' . The source impedances R_s and R_s' are approximately equal to the output impedances R_o and R_o' , and therefore the value V_f at which the voltage between the nodes 6 and 6' stabilizes is twice the magnitude of the initial step change. See the waveform A shown in FIG. 2.

In the brief interval immediately after the rising edge of the step change, the the highest frequency components of the step change are passed directly by the capacitors C_c and C_c' to the load 12. Therefore, the current i_c supplied through capacitor C_c increases and the voltage at the node 14 rises sharply to a level determined by the voltage at the node 6, reduced by the loading effects of the resistors R_1 , R_2 , R_3 , R_4 and R_o on R_s . Symmetry considerations dictate that the voltage at the node 14' varies in equal and opposite fashion. See waveform B

When the high frequency components of the step change have decayed, the current i_c settles to zero. The value V_f at which the voltage between the nodes 6 and 6' stabilizes is different from the voltage between the nodes 14 and 14'. Since the resistors R_1 , R_2 , R_1' and R_2' are equal valued, the voltage E_s between the input terminals of the differential transconductance amplifier A_1 is equal to half the difference between the voltage between the nodes 6 and 6' and the voltage between the nodes 14 and 14' as shown by the steady-state level of the waveform C. The transconductance of the amplifier A_1 is set equal to $(1/2R_s + 1/R_1)$, and therefore, the current i provided by the amplifier A_1 to the resistors R_2 , R_3 , R_4 and R_o is given by $i = E_s(R_1 + 2R_s)/2R_s R_1(1 + \tau s)$ where τ through the capacitor C_c just after the leading edge of the

transition. Compare waveforms D and E.

It can be shown that for all intermediate times the output signal developed between the nodes 14 and 14' matches the voltage applied between the nodes 6 and 6' modified by a constant, and consequently that the level shift circuit provides high-fidelity transmission of the differential signal. It will be appreciated that the net load current i_L (waveform F) is equal to the sum of i and i_c and varies in step fashion in response to the rectangular voltage transition generated by the sources 4 and 4'. In steady state, the entire load current i_L is provided by the amplifier A_1 .

The output impedance that is presented to the load 12 is constant over frequency and is equal to R_s in parallel with R_1 , R_2 , R_3 and R_4 .

The amplifier A_2 of the common mode correction stage is a high gain amplifier which senses the output common mode level through the resistors R_3 and R_3' and drives it to match V_{co} through the resistors R_4 and R_4' . If V_{co} is set to signal ground, then the signal at the node 14 is a single-ended ground-referenced signal and may be applied, for example, to a trigger level comparator.

FIG. 3 illustrates how the level shift circuit of FIG. 1 may be connected between two similar differential amplifier stages 16 and 18. Voltage levels and current values are marked in FIG. 3, as are component values. In the case of FIG. 3, the transconductance amplifier A_1 is implemented as two low cost operational amplifiers A_3 and A_4 driving respective current source transistors Q_1 and Q_2 . The two amplifier stages 16 and 18 operate from the same supply voltages, simplifying system design and minimizing power dissipation.

There is no theoretical limit on the frequency of the signal components that can be passed by the FIG. 1 level shift circuit, since the only components of the level shift circuit that are in series with the signal path are capacitors. Frequency limits are imposed only by the source impedance R_s , R_s' and the accumulated shunt capacitance to ground resulting from the circuit layout and the load. The only practical speed limit is imposed by the physical size of the capacitors C_c and C_c' .

The response time constant τ of the amplifier A_1 need not be particularly small; it is necessary only that τ be much smaller than the coupling time constant $R_s C_c$. Provided this requirement is satisfied, the output current i of the amplifier A_1 will follow the input voltage E_s with only minuscule error.

It is not essential that the values of C_c and C_c' be precisely equal, so long as they do not differ from one another by more than about 20%. It is, however, important that the values of R_1 , R_1' , R_2 and R_2' be well matched, since if they are not, the response flatness errors will appear with time con-

stants equal to T , to $R_s C_c$. In order to minimize deviation from flat pulse response, it is desired to minimize capacitive coupling between the outputs of the amplifier A_1 and the inputs thereof.

It will be appreciated that the present invention is not restricted to the particular embodiment that has been described and illustrated, and that variations may be made therein without departing from the scope of the invention as defined in the appended claims. In particular, it is not essential to use the common mode correction amplifier in conjunction with the level shift circuit, the common mode correction amplifier being required only if the common mode impedance provided by the load is too high.

Claims

1. A level shifting circuit for receiving a differential input signal from a source having a Thevenin source impedance R_s and for applying an output signal to a load having an impedance R_o , the circuit having first and second input terminals for receiving the differential input signal and first and second output terminals for connection to the load and comprising a differential transconductance amplifier having two input terminals and two output terminals, the two output terminals being connected respectively to the first and second output terminals of the circuit, and the amplifier having the property that it responds to an input voltage E_e between its input terminals by providing a current equal to $E_e g_m / (1 + \tau s)$ (where g_m is the transconductance of the amplifier, τ is the response time constant of the amplifier, and s is the Laplace transform operator) at its output terminals, characterised in that the circuit also comprises first and second substantially equal-valued capacitors connected respectively between the first input terminal of the circuit and the first output terminal of the circuit and between the second input terminal of the circuit and the second output terminal of the circuit, the capacitance C_c of each capacitor being such that $R_s C_c$ is such greater than τ , and four equal-valued resistors connected respectively between the first output terminal of the circuit and one of the two input terminals of the amplifier, between the second output terminal of the circuit and the other of the two input terminals of the amplifier, between the first input terminal of the circuit and said other input terminal of the amplifier and between the second input terminal of the circuit and said one input terminal of the amplifier, the transconductance of the amplifier being equal to $(1/2R_s + 1/R)$, where R is the resistance value

of the four equal-valued resistors and is much greater than R_o .

2. A circuit according to claim 1, further comprising a common mode correction amplifier connected between the first and second output terminals of the circuit, the common mode correction amplifier stage comprising a high gain amplifier having a non-inverting input terminal connected to a desired common mode reference potential level and also having an inverting terminal and an output terminal, a first pair of equal-valued resistors connected in series between the output terminals of the circuit and having a connection point that is connected to the inverting terminal of the differential amplifier, and a second pair of equal-valued resistors connected in series and having a connection point that is connected to the output terminal of the differential amplifier.

Revendications

1. Circuit de translation de niveau pour recevoir un signal d'entrée différentielle qui provient d'une source ayant une impédance de source Thévenin R_s et pour appliquer un signal de sortie à une charge qui a une impédance R_o , le circuit ayant des première et seconde bornes d'entrée pour recevoir le signal d'entrée différentielle ainsi que des première et seconde bornes de sortie pour une connexion à la charge et comprenant un amplificateur à transducteur différentiel qui a deux bornes d'entrée et deux bornes de sortie, les deux bornes de sortie étant connectées respectivement aux première et seconde bornes de sortie du circuit, et l'amplificateur ayant pour propriété qu'il répond à une tension d'entrée E_e entre ses bornes d'entrée en fournissant un courant égal à $E_e g_m / (1 + \tau s)$ (où g_m est la transconductance de l'amplificateur, τ est la constante de temps de réponse de l'amplificateur et s est l'opérateur de transformée de Laplace) au niveau de ses bornes de sortie, caractérisé en ce que le circuit comprend également des première et seconde capacités sensiblement d'égales valeurs qui sont connectées respectivement entre la première borne d'entrée du circuit et la première borne de sortie du circuit ainsi qu'entre la seconde borne d'entrée du circuit et la seconde borne de sortie du circuit, la valeur de capacité C_c de chaque capacité étant telle que $R_s C_c$ est beaucoup plus grand que τ , et quatre résistances d'égales valeurs qui sont connectées respectivement entre la première borne de sortie du circuit et l'une des deux bornes d'entrée de l'amplificateur, entre la seconde

borne de sortie du circuit et l'autre des deux bornes d'entrée de l'amplificateur, entre la première borne d'entrée du circuit et ladite autre borne d'entrée de l'amplificateur et entre la seconde borne d'entrée du circuit et ladite une borne d'entrée de l'amplificateur, la transconductance de l'amplificateur étant égale à $(1/2R_s + 1/R)$ où R est la valeur de résistance des quatre résistances d'égales valeurs et est de beaucoup supérieur à R_o .

2. Circuit selon la revendication 1, comprenant en outre un amplificateur de correction de mode commun qui est connecté entre les première et seconde bornes de sortie du circuit, l'étage d'amplificateur de correction de mode commun comprenant un amplificateur à gain élevé qui a une borne d'entrée non inversée qui est connectée à un niveau de potentiel de référence de mode commun souhaité et qui a également une borne d'inversion et une borne de sortie, une première paire de résistances d'égales valeurs qui sont connectées en série entre les bornes de sortie du circuit et qui ont un point de connexion qui est connecté à la borne d'inversion de l'amplificateur différentiel et une seconde paire de résistances d'égales valeurs qui sont connectées en série et qui ont un point de connexion qui est connecté à la borne de sortie de l'amplificateur différentiel.

Patentansprüche

1. Pegelschiebeschaltung zum Empfang eines Differenz-Eingangssignales von einer Quelle mit einem Helmholtz'schen Quellwiderstand R_s und zum Anlegen eines Ausgangssignales an eine Last mit einer Impedanz R_o , wobei die Schaltung erste und zweite Eingangsanschlüsse zum Empfangen des Differenz-Eingangssignales und erste und zweite Ausgangsanschlüsse zur Verbindung mit der Last hat, und die Schaltung einen Differenz-Steilheitsverstärker mit zwei Eingangsanschlüssen und zwei Ausgangsanschlüssen umfaßt, wobei die beiden Ausgangsanschlüsse jeweils mit dem ersten und dem zweiten Ausgangsanschluß der Schaltung verbunden sind, und der Verstärker die Eigenschaft hat, daß er auf eine Eingangsspannung E_e zwischen seinen Eingangsanschlüssen anspricht, indem er einen Strom gleich $E_e g_{mi}/(1 + \tau s)$ (wobei g_{mi} die Steilheit des Verstärkers, τ die Ansprechzeitkonstante des Verstärkers und s der Laplacesche Transformiertenoperator ist) an seinen Ausgangsanschlüssen abgibt, dadurch gekennzeichnet, daß die Schaltung auch erste und zweite im wesentlichen gleichwertige Kondensatoren um-

faßt, die jeweils zwischen dem ersten Eingangsanschluß der Schaltung und dem ersten Ausgangsanschluß der Schaltung und zwischen dem zweiten Eingangsanschluß der Schaltung und dem zweiten Ausgangsanschluß der Schaltung geschaltet sind, wobei die Kapazität C_c eines jeden Kondensators so ist, daß $R_s C_c$ weitaus höher ist als τ , und die Schaltung vier gleichwertige Widerstände umfaßt, die jeweils zwischen dem ersten Ausgangsanschluß der Schaltung und einem der zwei Eingangsanschlüsse des Verstärkers, zwischen dem zweiten Ausgangsanschluß der Schaltung und dem anderen der zwei Eingangsanschlüsse des Verstärkers, zwischen dem ersten Eingangsanschluß der Schaltung und dem anderen Eingangsanschluß des Verstärkers und zwischen dem zweiten Eingangsanschluß der Schaltung und dem einen Eingangsanschluß des Verstärkers geschaltet sind, wobei die Steilheit des Verstärkers gleich $(1/2R_s + 1/R)$ beträgt, wobei R der Widerstandswert der vier gleichwertigen Widerstände und weitaus höher als R_o ist.

2. Schaltung nach Anspruch 1, weiterhin umfassend einen Gleichtakt-Korrekturverstärker, der zwischen dem ersten und dem zweiten Ausgangsanschluß der Schaltung geschaltet ist, wobei die Gleichtakt-Korrekturverstärkerstufe einen Hochleistungsverstärker mit einem nicht-invertierenden Eingangsanschluß umfaßt, der an einen erwünschten Gleichtakt-Bezugspotentialpegel angeschlossen ist und ebenfalls einen invertierenden Anschluß und einen Ausgangsanschluß, ein erstes Paar gleichwertiger Widerstände hat, die zwischen den Ausgangsanschlüssen der Schaltung in Reihe geschaltet sind und einen Verbindungspunkt haben, der mit dem invertierenden Anschluß des Differenzverstärkers verbunden ist, und ein zweites Paar gleichwertiger Widerstände, die in Reihe geschaltet sind und einen Verbindungspunkt haben, der mit dem Ausgangsanschluß des Differenzverstärkers verbunden ist.




FIG. 1




FIG. 2




FIG. 3